|
|
Partname: | EDD2516KCTA |
Description: | 256M bits DDR SDRAM with Super Self-Refresh |
Manufacturer: | |
Datasheet: | PDF (578K). Click here to download *) |
The high-speed data transfer is realized by the 2 bits prefetch pipelined architecture Bi-directional data strobe (DQS) is transmitted /received with data for capturing data at the receiver DQS is edge-aligned with data for READs; centeraligned with data for WRITEs Differential clock inputs (CK and /CK) DLL aligns DQ and DQS transitions with CK transitions |
|
![Click here to download EDD2516KCTA Datasheet](../../../pndecoder/datasheets/ELPID/img/000275.gif) Click here to download EDD2516KCTA Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|