|
|
Partname: | EDD1216AATA-5B-E |
Description: | 128M bits DDR SDRAM (8M words x 16 bits, DDR400) |
Manufacturer: | |
Datasheet: | PDF (540K). Click here to download *) |
The EDD1216AATA is a 128M bits Double Data Rate (DDR) SDRAM organized as 2,097,154 words x 16 bits x 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This highspeed data transfer is realized by the 2 bits prefetchpipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. It is packaged in 66-pin plastic TSOP (II). |
|
Click here to download EDD1216AATA-5B-E Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|