|
|
Partname: | DS1100LU-125 |
Description: | 3.3V 5-tap economy timing element (delay line), 125ns |
Manufacturer: | Dallas Semiconductor |
Package: | uSOP |
Pins: | 8 |
Oper. temp.: | -40 to 85 |
Datasheet: | PDF (156K). Click here to download *) |
The DS1100L is a 3.3V version of the DS1100. It is characterized for operation over the range 3.0V to 3.6V. The DS1100L series delay lines have five equally spaced taps providing delays from 4ns to 500ns. These devices are offered in surface-mount packages to save PC board area. Low cost and superior reliability over hybrid technology is achieved by the combination of a 100% silicon delay line and industry-standard SOP and SO packaging. The DS1100L 5-tap silicon delay line reproduces the inputlogic state at the output after a fixed delay as specified by the extension of the part number after the dash. The DS1100L is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to ten 74LS loads. Dallas Semiconductor can customize standard products to meet special needs. |
|
Click here to download DS1100LU-125 Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|