|
|
Partname: | CY7C441-12JC |
Description: | Clocked 512 x 9, 2K x 9 FIFOs |
Manufacturer: | Cypress Semiconductor |
Datasheet: | PDF (223K). Click here to download *) |
The CY7C441 and CY7C443 clocked FIFOs provide two status flag pins (F1 and F2). These flags are decoded to determine one of four states: Empty, Almost Empty, Intermediate, and Almost Full (Table 1). The flags are synchronous; i.e., change state relative to either the read clock (CKR) or the write clock (CKW). The Empty and Almost Empty states are updated exclusively by the CKR while Almost Full is updated exclusively by CKW. The synchronous flag architecture guarantees that the flags maintain their status for some minimum time. |
|
Click here to download CY7C441-12JC Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|