|
|
Partname: | CY7C4255V-10ASC |
Description: | 32K/64Kx18 Low Voltage Deep Sync FIFOs |
Manufacturer: | Cypress Semiconductor |
Datasheet: | PDF (289K). Click here to download *) |
The CY7C4255/65/75/85V are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 18 bits wide and are pin/functionally compatible to the CY7C42X5V Synchronous FIFO family. The CY7C4255/65/75/85V can be cascaded to increase FIFO depth. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering. These FIFOs have 18-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and a write enable pin (WEN). |
|
![Click here to download CY7C4255V-10ASC Datasheet](../../../pndecoder/datasheets/CYPR/img/001147.gif) Click here to download CY7C4255V-10ASC Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|