|
|
|
|
| Partname: | CY7C342B-25JC |
| Description: | 128-macrocell EPLD, 25ns |
| Manufacturer: | Cypress Semiconductor |
| Package: | PLCC |
| Pins: | 68 |
| Oper. temp.: | 0 to 70 |
| Datasheet: | PDF (328K).
Click here to download *) |
The CY7C342B is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device. The MAX architecture is 100% user-configurable, allowing the device to accommodate a variety of independent logic functions. |
|
Click here to download CY7C342B-25JC Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
