|
|
Partname: | CY7C1470V25 |
Description: | 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? Architecture |
Manufacturer: | Cypress Semiconductor |
Datasheet: | PDF (382K). Click here to download *) |
The CY7C1470V25/CY7C1472V25/CY7C1474V25 are 2.5V, 2M x 36/4M x 18/1M x 72 Synchronous pipelined burst SRAMs with No Bus LatencyTM (NoBLTM) logic, respectively. They are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1470V25/ CY7C1472V25/CY7C1474V25 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent Write/Read transitions. The |
|
![Click here to download CY7C1470V25 Datasheet](../../../pndecoder/datasheets/CYPR/img/000620.gif) Click here to download CY7C1470V25 Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|