|
|
|
|
| Partname: | CY7C1464AV33-200 |
| Description: | 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??? Architecture |
| Manufacturer: | Cypress Semiconductor |
| Datasheet: | PDF (395K).
Click here to download *) |
The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 are 3.3V, 1 Mbit x 36 / 2 Mbit x 18 / 512K x72 Synchronous pipelined burst SRAMs with No Bus LatencyTM (NoBLTM) logic, respectively. They are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1460AV33/ CY7C1462AV33/CY7C1464AV33 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent Write/Read transitions.The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 are |
|
Click here to download CY7C1464AV33-200 Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
