|
|
Partname: | CY7C1461AV33-100AXC |
Description: | 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL??? Architecture |
Manufacturer: | Cypress Semiconductor |
Datasheet: | PDF (511K). Click here to download *) |
The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 is a 3.3V, 1M x 36/2M x 18/512K x 72 Synchronous Flow -through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions. |
|
Click here to download CY7C1461AV33-100AXC Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|