ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
480 798 
registered clients
Partname:CY7C1423BV18
Description:36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
Manufacturer:Cypress Semiconductor
Datasheet:PDF (1.13M).
Click here to download *)

The CY7C1422BV18, CY7C1429BV18, CY7C1423BV18 and CY7C1424BV18 are 1.8V Synchronous Pipelined SRAMs equipped with DDR-II SIO (Double Data Rate Separate I/O) architecture. The DDR-II SIO consists of two separate ports to access the memory array. The Read port has dedicated Data outputs and the Write port has dedicated Data inputs to completely eliminate the need to "turn around' the data bus required with common I/O devices. Access to each port is accomplished using a common address bus. Addresses for Read and Write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and C if provided, or on the rising edge of K and K if C/C are not provided. Each address location is associated with two 8-bit words in the case of CY7C1422BV18, two 9-bit words in the case of CY7C1429BV18, two 18-bit words in the case of CY7C1423BV18, and two 36-bit words in the case of CY7C1424BV18, that burst sequentially into or out of the device.

Click here to download CY7C1423BV18 Datasheet
Click here to download CY7C1423BV18 Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Electronics Engineering Subscription
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2024 ChipDocs  ALL RIGHT RESERVED