|
|
Partname: | CY7C1363C-133AJXC |
Description: | 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM |
Manufacturer: | Cypress Semiconductor |
Datasheet: | PDF (1.08M). Click here to download *) |
The CY7C1361C/CY7C1363C enables either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input. Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV). |
|
Click here to download CY7C1363C-133AJXC Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|