ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
4 307 195 
components listed
Partname:CY7C1355A
Description: 256K x 36/512K x 18 Synchronous Flow-Thru SRAM with NoBL Architecture
Manufacturer:Cypress Semiconductor
Datasheet:PDF (563K).
Click here to download *)

The CY7C1355A and CY7C1357A SRAMs are designed to eliminate dead cycles when transitions from READ to WRITE or vice versa. These SRAMs are optimized for 100 percent bus utilization and achieves Zero Bus Latency (ZBL). They integrate 262,144 x 36 and 524,288 x 18 SRAM cells, respectively, with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. These employ high-speed, low power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of Six transistors.

Click here to download CY7C1355A Datasheet
Click here to download CY7C1355A Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Electronics Engineering Subscription
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2024 ChipDocs  ALL RIGHT RESERVED