|
|
Partname: | CY7C1352-143AC |
Description: | 256K x18 Pipelined SRAM with NoBL Architecture |
Manufacturer: | Cypress Semiconductor |
Datasheet: | PDF (185K). Click here to download *) |
The CY7C1352 is a 3.3V 256K by 18 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1352 is equipped with the advanced No Bus LatencyTM (NoBLTM) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of the SRAM, especially in systems that require frequent Read/Write transitions.The CY7C1352 is pin/functionally compatible to ZBTTM SRAMs MCM63Z819 and MT55L256L18P. All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 4.0 ns (143-MHz device). |
|
Click here to download CY7C1352-143AC Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|