|
|
Partname: | CY7C1333-50AC |
Description: | 64Kx32 Flow-Through SRAM with NoBL Architecture |
Manufacturer: | Cypress Semiconductor |
Datasheet: | PDF (181K). Click here to download *) |
The CY7C1333 is a 3.3V, 64K by 32 Synchronous Flow-Through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1333 is equipped with the advanced No Bus LatencyTM (NoBLTM) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions. The CY7C1333 is pin/functionally compatible to ZBT SRAM MT55L64L32F. |
|
![Click here to download CY7C1333-50AC Datasheet](../../../pndecoder/datasheets/CYPR/img/000085.gif) Click here to download CY7C1333-50AC Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|