|
|
Partname: | CY7C1324-100AC |
Description: | 3.3V 128K x 18 Synchronous Cache RAM |
Manufacturer: | Cypress Semiconductor |
Datasheet: | PDF (265K). Click here to download *) |
The CY7C1324 allows both interleaved or linear burst sequences, selected by the MODE input pin. A HIGH input on MODE selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input. A synchronous self-timed write mechanism is provided to simplify the write interface. A synchronous chip enable input and an asynchronous output enable input provide easy control for bank selection and output three-state control. |
|
Click here to download CY7C1324-100AC Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|