ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
4 307 195 
components listed
Partname:CY7C1307AV18
Description:18-Mb Burst of 4 Pipelined SRAM with QDR??? Architecture
Manufacturer:Cypress Semiconductor
Datasheet:PDF (480K).
Click here to download *)

The CY7C1305AV18/CY7C1307AV18 are 1.8V Synchronous Pipelined SRAMs equipped with QDRTM architecture. QDR architecture consists of two separate ports to access the memory array. The Read port has dedicated Data Outputs to support Read operations and the Write Port has dedicated Data Inputs to support Write operations. QDR architecture has separate data inputs and data outputs to completely eliminate the need to "turn-around" the data bus required with common I/O devices. Access to each port is accomplished through a common address bus. Addresses for Read and Write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the device's Read and Write ports are completely independent of one another. In order to maximize data throughput, both Read and Write ports are equipped with Double Data Rate (DDR) interfaces. Each address location is associated with four 18-bit words (CY7C1305AV18) and four 36-bit words (CY7C1307AV18) that burst sequentially into or out of the device. Since data can be transferred into and out of the device on every rising edge of both input clocks (K/K and C/C) memory bandwidth is maximized while simplifying system design by eliminating bus "turn-arounds."

Click here to download CY7C1307AV18 Datasheet
Click here to download CY7C1307AV18 Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Electronics Engineering Subscription
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2024 ChipDocs  ALL RIGHT RESERVED