The architecture includes a correlated double sampler, black level clamp and a 13-bit A/D conversion module using patented DRX technology. In addition, the chip contains a timing generator, which supports common CCDs from IBM, and Polaroid. For CCDs using different timing signals, the internal timing generator can be bypassed.