|
|
|
|
| Partname: | AZ100LVEL33LR2 |
| Description: | 3.0 V-5.5 V, ECL/PECL 4 driver |
| Manufacturer: | |
| Package: | MLP |
| Pins: | 16 |
| Oper. temp.: | -40 to 85 |
| Datasheet: | PDF (193K).
Click here to download *) |
The AZ10/100LVEL33 is an integrated 4 divider. The reset pin is asynchronous and clears the output (Q Low, Q High) on the rising edge. Upon power-up, the internal flip-flop will be in a random logic state; the reset |
|
Click here to download AZ100LVEL33LR2 Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
