The AZ100LVE310 is a low skew 2:8 fanout buffer designed with clock distribution in mind. The device features fully differential clock paths to minimize both device and system skew. The AZ100LVE310 offers two selectable clock inputs allowing redundant or test clocks to be incorporated into the system clock trees. The AZ100LVE310 provides a VBB output for single-ended use or a DC bias reference for AC coupling to the device. For singleended input applications, the VBB reference should be connected to one side of the CLKa/CLKb differential input pair. The input signal is then fed to the other CLKa/CLKb input. The VBB pin should be used only as a bias for the AZ100LVE310 as its current sink/source capability is limited. When used, the VBB pin should be bypassed to ground via a 0.01F capacitor. Both sides of the differential output must be terminated into 50 to ensure that the tight skew specification is met, even if only one side is used. In most applications all eight differential pairs will be used and therefore terminated. In the case where fewer than eight pairs are used, all output pairs on the same package side (sharing the same VCCO) as the pairs being used should be terminated to maintain minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 1020ps) of the outputs being used; while not being catastrophic to most designs this will result in an increase in skew. NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established. Q0