|
|
Partname: | LCK4950 |
Description: | Low-voltage PLL clock driver |
Manufacturer: | Agere Systems |
Package: | TQFP |
Pins: | 32 |
Oper. temp.: | 0 to 70 |
Datasheet: | PDF (215K). Click here to download *) |
The LCK4950 is a PLL-based clock driver device intended for high-performance clock tree designs. The LCK4950 is 3.3 V compatible with output frequencies of up to 180 MHz and output skews of 200 ps. The LCK4950 can accommodate the most demanding tree designs by employing a fully differential PLL design. This minimizes cycle-to-cycle jitter, which is critical when the device is acting as the reference clock for PLLs in today's microprocessors and ASICs. The device has nine low-skew configurable outputs for support of the clocking needs of the various high-performance microprocessors. |
|
Click here to download LCK4950 Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|