ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
12 520 657 
queries processed
Partname:ADF4193BCPZ-RL7
Description:Low Phase Noise, Fast Settling PLL
Manufacturer:Analog Devices
Pins:32
Datasheet:PDF (584K).
Click here to download *)

The ADF4193 frequency synthesizer can be used to implement local oscillators in the upconversion and downconversion sections of wireless receivers and transmitters. Its architecture is specifically designed to meet the GSM/EDGE lock time requirements for base stations. It consists of a low noise, digital phase frequency detector (PFD), and a precision differential charge pump. There is also a differential amplifier to convert the differential charge pump output to a single-ended voltage for the external voltage-controlled oscillator (VCO). The - based fractional interpolator, working with the N divider, allows programmable modulus fractional-N division. Additionally, the 4-bit reference (R) counter and on-chip frequency doubler allow selectable reference signal (REFIN) frequencies at the PFD input. A complete phase-locked loop (PLL) can be implemented if the synthesizer is used with an external loop filter and a VCO. The switching architecture ensures that the PLL settles inside the GSM time slot guard period, removing the need for a second PLL and associated isolation switches. This decreases cost, complexity, PCB area, shielding, and characterization on previous ping-pong GSM PLL architectures.

Click here to download ADF4193BCPZ-RL7 Datasheet
Click here to download ADF4193BCPZ-RL7 Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Subscription to Test & Measurement World Magazine
Free Subscription to Test & Measurement World Magazine
Test & Measurement World Magazine.
Subscribe now for FREE !
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2016 ChipDocs  ALL RIGHT RESERVED