ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
12 520 656 
queries processed
Partname:ADF4001BRUZ-RL
Description:200MHz Clock Generator PLL
Manufacturer:Analog Devices
Pins:16
Datasheet:PDF (364K).
Click here to download *)

The ADF4001 clock generator can be used to implement clock sources for PLLs that require very low noise, stable reference signals. It consists of a low noise digital PFD (phase frequency detector), a precision charge pump, a programmable reference divider, and a programmable 13-bit N counter. In addition, the 14-bit reference counter (R counter) allows selectable REFIN frequencies at the PFD input. A complete PLL (phase-locked loop) can be implemented if the synthesizer is used with an external loop filter and VCO (voltage controlled oscillator) or VCXO (voltage controlled crystal oscillator). The N minimum value of 1 allows flexibility in clock generation.

Click here to download ADF4001BRUZ-RL Datasheet
Click here to download ADF4001BRUZ-RL Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Subscription to Industrial Engineering News Europe Magazine
Free Subscription to Industrial Engineering News Europe Magazine
Industrial Engineering News Europe Magazine.
Subscribe now for FREE !
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2016 ChipDocs  ALL RIGHT RESERVED