ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
4 307 195 
components listed

QL3012-0PF100 series datasheets. Manufacturer: QULOG.

QL3012-0PF100C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-0PF100I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-0PF100M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-0PF144C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-0PF144I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-0PF144M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-0PL84C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-0PL84I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-1PF100C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-1PF100I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-1PF100M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-1PF144C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-1PF144I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-1PF144M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-1PL84C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-1PL84I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-2PF100C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-2PF100I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-2PF100M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-2PF144C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-2PF144I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-2PF144M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-2PL84C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-2PL84I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-3PF100C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-3PF100I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-3PF100M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-3PF144C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-3PF144I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-3PF144M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-3PL84C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-3PL84I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-3PL84M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-4PF100C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-4PF100I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-4PF100M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 100-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-4PF144C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-4PF144I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-4PF144M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 144-pin TQFP package. Operational temperature range from -55°C to 125°C.Datasheet*)
QL3012-4PL84C12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from 0°C to 70°C.Datasheet*)
QL3012-4PL84I12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from -40°C to 85°C.Datasheet*)
QL3012-4PL84M12,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. in 84-pin PLCC package. Operational temperature range from -55°C to 125°C.Datasheet*)
Click here to download QL3012-0PF100 Datasheet
Click here to download Datasheet
*)

*) Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.

Free Subscription to Oracle Magazine
Free Subscription to Oracle Magazine
Oracle Magazine.
Subscribe now for FREE !
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2017 ChipDocs  ALL RIGHT RESERVED