V53C16258LK35 series datasheets. Manufacturer: Mosel Vitelic.

V53C16258LK35 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM no self refresh, 35ns in 40-pin SOJ package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258LK40 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM no self refresh, 40ns in 40-pin SOJ package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258LK45 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM no self refresh, 45ns in 40-pin SOJ package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258LK50 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM no self refresh, 50ns in 40-pin SOJ package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258LT35 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM no self refresh, 35ns in 40-pin TSOP II package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258LT40 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM no self refresh, 40ns in 40-pin TSOP II package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258LT45 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM no self refresh, 45ns in 40-pin TSOP II package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258LT50 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM no self refresh, 50ns in 40-pin TSOP II package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258SLT35 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM standard self refresh, 35ns in 40-pin TSOP II package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258SLT40 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM standard self refresh, 40ns in 40-pin TSOP II package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258SLT45 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM standard self refresh, 45ns in 40-pin TSOP II package. Operational temperature range from 0°C to 70°C. Datasheet*) V53C16258SLT50 High performance 3.3V 256K x 16 EDO page mode CMOS DRAM standard self refresh, 50ns in 40-pin TSOP II package. Operational temperature range from 0°C to 70°C. Datasheet*)

Click here to download Datasheet*)

^*) Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.