|
|
|
|
HY57V281620ALT-6 series datasheets. Manufacturer: HYNIX.
| HY57V281620ALT-6 | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 166MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620ALT-7 | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 143MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620ALT-8 | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 125MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620ALT-H | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 133MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620ALT-K | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 133MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620ALT-P | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 100MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620ALT-S | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 100MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620AT-6 | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 166MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620AT-7 | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 143MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620AT-8 | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 125MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620AT-H | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 133MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620AT-K | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 133MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620AT-P | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 100MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
| HY57V281620AT-S | 128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 100MHz in 54-pin TSOP II package. Operational temperature range from 0°C to 70°C. | Datasheet*) |
|
Click here to download Datasheet*) |
*) Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
