ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
477 376 
registered clients

CY7C147 series datasheets. Manufacturer: Cypress Semiconductor.

CY7C1470V25-167AC167MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1470V25-167BGC167MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 119-pin BGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1470V25-167BZC167MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 165-pin FBGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1470V25-200AC200MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1470V25-200BGC200MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 119-pin BGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1470V25-200BZC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 165-pin FBGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1470V25-250AC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1470V25-250BGC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 119-pin BGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1470V25-250BZC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 165-pin FBGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1472V25-167AC167MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1472V25-167BGC167MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 119-pin BGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1472V25-167BZC167MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 165-pin FBGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1472V25-200AC200MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1472V25-200BGC200MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 119-pin BGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1472V25-200BZC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 165-pin FBGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1472V25-250AC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 100-pin TQFP package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1472V25-250BGC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 119-pin BGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1472V25-250BZC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 165-pin FBGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1474V25-167BGC167MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 209-pin BGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1474V25-200BGC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 209-pin BGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1474V25-250BGC250MHz; V(dd): -0.3 to +3.6V; V(in): -0.5 to +0.5V; pipelined SRAM with NoBL architecture in 209-pin BGA package. Operational temperature range from 0°C to 70°C.Datasheet*)
CY7C1474K x 1 STATIC RAMDatasheet*)
CY7C147-25PC4K x 1 STATIC RAMDatasheet*)
CY7C147-35DMB4K x 1 STATIC RAMDatasheet*)
CY7C147-35PC4K x 1 STATIC RAMDatasheet*)
CY7C147-45DMB4K x 1 STATIC RAMDatasheet*)
CY7C147-45PC4K x 1 STATIC RAMDatasheet*)
CY7C1470V2572-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1470V25-167AXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1470V25-167BZXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1470V25-200AXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1470V25-200BZXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1470V25-250AXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1470V25-250BZXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1472V2572-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1472V25-167AXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1472V25-167BZXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1472V25-200AXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1472V25-200BZXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1472V25-250AXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1472V25-250BZXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1474V2572-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1474V25-167BGXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1474V25-200BGXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1474V25-250BGXC72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL?? ArchitectureDatasheet*)
CY7C1470V3372-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-167AXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-167AXI72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-167BZC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-167BZI72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-167BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-167BZXI72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-200AXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-200BZC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-200BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-250AXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-250BZC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1470V33-250BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V3372-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-167AXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-167AXI72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-167BZC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-167BZI72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-167BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-167BZXI72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-200AXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-200BZC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-200BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-250AXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-250BZC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1472V33-250BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1474V3372-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1474V33-167BGC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1474V33-167BGI72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1474V33-167BGXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1474V33-167BGXI72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1474V33-200BGC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1474V33-200BGXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1474V33-250BGC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1474V33-250BGXC72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V2572-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V25-100AXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V25-100BZC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V25-100BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V25-133AXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V25-133BZC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V25-133BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V2572-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V25-100AXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V25-100BZC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V25-100BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V25-133AXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V25-133BZC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V25-133BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V2572-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V25-100BGC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V25-100BGXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V25-133BGC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V25-133BGXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V3372-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V33-100AXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V33-100BZC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V33-100BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V33-133AXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V33-133BZC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1471V33-133BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V3372-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V33-100AXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V33-100BZC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V33-100BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V33-133AXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V33-133BZC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1473V33-133BZXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V3372-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V33-100BGC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V33-100BGXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V33-133BGC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
CY7C1475V33-133BGXC72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ArchitectureDatasheet*)
Click here to download CY7C147 Datasheet
Click here to download Datasheet
*)

*) Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.

Free Subscription to Oracle Magazine
Free Subscription to Oracle Magazine
Oracle Magazine.
Subscribe now for FREE !
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2017 ChipDocs  ALL RIGHT RESERVED